

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-164770

(43)Date of publication of application : 07.06.2002

(51)Int.Cl.

H03K 5/12

(21)Application number : 2000-357019

(71)Applicant : FUJITSU LTD

(22)Date of filing : 24.11.2000

(72)Inventor : NANBA HIROMI  
MIZUTANI TORU  
IKESHITA MAKOTO  
TAKEYABU MASAHIKO


## (54) SEMICONDUCTOR INTEGRATED CIRCUIT

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To save the power of a circuit more, in which the slew rate of an output depends on a bias current without adjusting the bias current before shipping a product.

**SOLUTION:** An evaluation circuit 16 repeats processing that its output is reset, that the difference of the output voltages  $V_o$  of a replica circuit 11R between after time  $t_1$  passes and after time  $t_2$  passes after performing step input of voltage  $V_i$  to the replica circuit 11R is calculated prescribed times and that these differences are accumulatively added. A comparator circuit 20 compares an accumulatively added voltage  $VD$  with a reference voltage  $VS$ . A bias adjustment circuit 15 steps up the bias current of the replica 11R and a circuit 11 to be adjusted in each of the prescribed number of times in the case of  $VD > VS$  and finishes adjustment in the case of  $VD < VS$ .

本発明の一実施形態で、出力のスレーレートがシグナス電流に依存する複数種回路及びバイアス電流自動調整回路を含む半導体集成回路のブロック図



\* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

## CLAIMS

---

[Claim(s)]

[Claim 1]An integrated circuit comprising:

An equalization circuit for which a slew rate of an output depends on bias current.

A replica circuit of this equalization circuit through which bias current of the substantially same value as this bias current flows.

A weighting network which repeats processing in which accumulation of eye \*\*\*\*\* and this difference is carried out for a difference with the 2nd output signal after the 2nd hour passes with the 1st output signal after the 1st hour passes after resetting an output and carrying out the step input of the predetermined value to this replica circuit.

A comparison circuit [ preset value / value / this / that carried out accumulation ], and a bias adjustment circuit to which this bias current is changed according to a comparison result of this comparison circuit for this every prescribed frequency.

[Claim 2]Have the following and this control circuit makes an integral value of (1) this subtraction and integration circuit reset, (2) Reset this replica circuit and, subsequently to this replica circuit, make a predetermined value input, This 1st hour of a rear stirrup which passed the 1st hour is made to supply to this subtraction and integration circuit after this input by making an output of this replica circuit into this 1st output signal until it passes, Subsequently, reset this replica circuit and, subsequently to this replica circuit, this predetermined value is made to input, The integrated circuit according to claim 1 characterized by what the above-mentioned prescribed frequency repetition, \*\* (1), and processing of (2) are repeated [ a thing ] for processing of making this 2nd hour of a rear stirrup which passed the 2nd hour supply to this subtraction and integration circuit after this input by making an output of this replica circuit into this 2nd output signal until it passes.

Subtraction and an integration circuit where the above-mentioned weighting network integrates with a difference of the 1st output signal of the above, and the 2nd output signal of the above A control circuit.

[Claim 3]The above-mentioned bias adjustment circuit answers having been judged with the above-mentioned accumulation value being larger than the above-mentioned preset value by the above-mentioned comparison circuit, make it step up the above-mentioned bias current, and the above-mentioned control circuit, The integrated circuit according to claim 2 characterized by what it answers having been judged with this accumulation value being smaller than this preset value, and operation is suspended for.

[Claim 4]The above-mentioned bias adjustment circuit answers having been judged with the above-mentioned accumulation value being smaller than the above-mentioned preset value by the above-mentioned comparison circuit, carry out a step down, and the above-mentioned bias current the above-mentioned control circuit, The integrated circuit according to claim 2 characterized by what a judged thing with this larger accumulation value than this preset value is answered, and operation is suspended for.

[Claim 5]The above-mentioned bias adjustment circuit answers having been judged with the above-mentioned accumulation value being smaller than the above-mentioned preset value by the above-mentioned comparison circuit, and carries out the step down of the above-mentioned bias current, The integrated circuit according to claim 2 characterized by what answer a judged thing with this larger accumulation value than this preset value, and this bias current is made to step up, and operation is suspended for when the above-mentioned control circuit has an absolute value of a difference of this accumulation value and this preset value smaller than a predetermined value.

[Claim 6]The integrated circuit comprising according to claim 3:

The above-mentioned replica circuit is a complementary output type, and the above-mentioned subtraction and integration circuit are complementary input-and-output type arithmetic amplifiers.

The 1st capacitor connected between an inverted input end of this arithmetic amplifier, and a noninverting outgoing end.

The 2nd capacitor connected between a noninverting input end of this arithmetic amplifier, and an inverted output end.

A reset switch circuit which resets an electric charge of these 1st and 2nd capacitors, the 3rd and 4th capacitors and a complementary output of this replica circuit -- respectively -- this -- making the 3rd and this 4th capacitor charge, or making the 4th and 3rd capacitors charge, respectively -- subsequently -- this -- a switching circuit from which an electric charge of the 3rd and this 4th capacitor is moved to these 1st and 2nd capacitors, respectively.

[Claim 7]The integrated circuit comprising according to claim 6:

the above-mentioned subtraction and integration circuit connecting the 1st end of the 3rd and 4th capacitors of the above to reversal and a noninverting input end of the above-mentioned arithmetic amplifier, respectively, and making it into a tangent interlock state -- or -- respectively -- this arithmetic amplifier -- this -- noninverting and the 1st polarity changeover switch circuit which connect to an inverted input end and is changed into a reverse connection state.

The 2nd polarity changeover switch circuit which connects the 2nd end of the 3rd and 4th capacitors of the above to noninverting and an inverted output end of this arithmetic amplifier, respectively, and makes a tangent interlock state, or connects to this reversal and a noninverting outgoing end of this arithmetic amplifier, respectively, and is changed into a reverse connection state.

[Claim 8]The 1st period when both the above-mentioned control circuits make the above-mentioned 1st and 2nd polarity changeover switch circuit the above-mentioned tangent interlock state, The integrated circuit according to claim 7 repeating by turns the 2nd period that changes these both 1st and 2nd polarity changeover switch circuits into the above-mentioned reverse connection state, and performing the above-mentioned processing of the above (2) once in each of these 1st and 2nd periods.

[Claim 9] An integrated circuit of any one statement of claim 1 thru/or 7, wherein the above-mentioned equalization circuit has an arithmetic amplifier.

[Claim 10] The integrated circuit according to claim 9, wherein it is connected to an input stage of the above-mentioned arithmetic amplifier and the above-mentioned equalization circuit has a switched capacitor circuit further.

## DETAILED DESCRIPTION

### [Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the integrated circuit in which the slew rate (variation of the output voltage per unit time) of an output includes the circuit which adjusts automatically the value of the equalization circuit depending on bias current, and this bias current.

[0002]

[Description of the Prior Art] Drawing 9 is a bias adjustment explanatory view of the conventional integrated circuit 10X in which the slew rate of an output includes the equalization circuit 11 depending on the bias current IB.

[0003] The bias current IB is supplied to the equalization circuit 11 from the bias circuit 12. The load impedance which the outgoing end of the equalization circuit 11 was connected to the output terminal of an unillustrated circuit or the integrated circuit 10X, and was seen from the outgoing end of the equalization circuit 11 is ZL.

[0004] Drawing 10 shows the sample hold circuit which combined the switched capacitor circuit and the operational amplifier 13X as the equalization circuit 11 in drawing 9. Drawing 10 shows the case where load impedance can approximate by capacity CL. Drawing 11 is a wave form chart showing operation of the circuit of drawing 10.

[0005] 2 phase clock \*\* which shows drawing 11 the switch in drawing 10 -- 1 and \*\* -- it is controlled by 2 and a high level and low of a clock support the one and OFF of a switch which are controlled by the clock, respectively. the switch element P11, P12, and P13 -- clock \*\* -- being controlled by 1 -- the switch elements P21 and P22 -- clock \*\* -- it is controlled by 2.

[0006] The input-and-output voltage of the equalization circuit 11 is expressed with Vi and Vo, respectively. clock \*\* -- when 1 is a high level, the both ends of the capacitor C2 are grounded and reset, and the capacitor C1 is charged with the input voltage Vi. The charge quantity Q1 charged by the capacitor C1 is C1 and Vi. next, clock \*\* -- when 2 was set to a high level, this electric charge Q1 moves to the capacitor C2 and sufficient settling time is given, the charge quantity Q2 of the capacitor C2 serves as C2 and Vo. Since it is Q1=Q2, it is expressed  $Vo=(C1/C2) Vi$ .

[0007] If the equalization circuit 11 does not have sufficient driving ability to load-carrying-capacity CL when operating the equalization circuit 11 with a high-speed clock, a slew rate is insufficient, it is set to  $Vo < (C1/C2) Vi$ , and a required output swing is not obtained.

[0008] In a design, under the worst condition of the deviation of the circuit element characteristic generated in a manufacturing process, power supply voltage, and temperature, the bias current IB supplied to the operational amplifier 13X is determined so that a required output slew rate may be obtained. Under the present circumstances, the change of the driving ability of the operational amplifier 13X and the change of load-carrying-capacity CL accompanying change of the bias current IB are taken into consideration.

[0009] However, it does not usually become the worst conditions but becomes excess of power consumption.

[0010] Drawing 12 shows the output voltage  $V_o$  under the conditions from which the equalization circuit 11 manufactured based on the same design differs about the time  $t_1-t_3$  in drawing 11. VLL shows the lower limit of the output voltage  $V_o$  required in order that the equalization circuit 11 may carry out normal operation under the worst conditions among drawing 12.

[0011] In order to return to drawing 9 and to solve the problem of this excess of power consumption in the former, The integrated circuit 10X is equipped with the bias circuit 12 which can adjust the bias current  $I_B$ , The bias current  $I_B$  of the same value as the bias current  $I_B$  supplied to the equalization circuit 11 was taken out from the bias circuit 12 outside, and it measured with the ammeter 14, and trimming adjustment of adjusting the bias current  $I_B$  with the equalization circuit 15X was performed so that this value might come in a prescribed range. This adjustment is performed in the culmination of manufacture of the integrated circuit 10X.

[0012]

[Problem(s) to be Solved by the Invention] However, since change of the value of the load impedance by change of the characteristic deviation or power supply voltage of load impedance, and temperature is not taken into consideration, the bias current  $I_B$  must be determined supposing the maximum of load impedance, and it becomes insufficient saving the power. Since it is necessary to perform tuning of the bias current  $I_B$  by the manufacturing stage of the integrated circuit 10X, it becomes a high cost.

[0013] The purpose of this invention is to provide the integrated circuit whose power can be saved more, without adjusting bias current for the circuit for which the slew rate of an output depends on bias current before product shipment in view of such a problem.

[0014]

[The means for solving a technical problem and its operation effect] In one mode of the integrated circuit by this invention, the slew rate of an output is provided with the replica circuit and bias current automatic regulation circuit of the equalization circuit depending on bias current, and repeat execution of the predetermined operation is carried out to this replica circuit for adjustment. This automatic regulation circuit has a weighting network, a comparison circuit, and a bias adjustment circuit.

[0015] In this weighting network, the output is reset and processing in which accumulation of eye \*\*\*\*\* and this difference is carried out for a difference with the 2nd output signal after the 2nd hour passes with the 1st output signal after the 1st hour passes after carrying out the step input of the predetermined value to this replica circuit is repeated. This value that carried out accumulation is compared with a preset value in this comparison circuit. In this bias adjustment circuit, the bias current of this replica and this equalization circuit is similarly changed according to the comparison result of this comparison circuit for every bias adjustment circuit this prescribed frequency.

[0016] Since according to this integrated circuit bias current is suitably adjusted automatically according to it even if the bias current and output load of this equalization circuit have dispersion with a manufacturing deviation, power supply voltage, and ambient air temperature, power-saving is realizable. The parasitic capacitance of the circuit element of this automatic regulation circuit does not affect a main signal system including this equalization circuit, but moreover, it can adjust the bias current of this equalization circuit automatically in parallel with this, without stopping operation of this main signal system. It becomes unnecessary to perform bias current

tuning in the culmination of manufacture of this integrated circuit, and the cost can be reduced. [0017] Other purposes, composition, and effects of this invention become clear from the following explanation.

[0018]

[Embodiment of the Invention] Hereafter, the embodiment of this invention is described with reference to drawings.

[0019][A 1st embodiment] Drawing 1 is a block diagram of the integrated circuit 10 in which the slew rate of an output includes the equalization circuit 11 and bias current automatic regulation circuit depending on bias current.

[0020] The load impedance which the outgoing end of the equalization circuit 11 was connected to the output terminal of other unillustrated circuits or the integrated circuit 10, and was seen from the outgoing end of the equalization circuit 11 is  $Z_L$ . In the integrated circuit 10, the same replica circuit 11R is formed as substantially as the equalization circuit 11. In order to improve identity with the equalization circuit 11 more, the replica circuit 11R is formed near the equalization circuit 11. The bias current of the same value can flow into the equalization circuit 11 and the replica circuit 11R, and this value can be adjusted with the bias current equalization circuit 15. The weighting network 16 connected to the outgoing end of the replica circuit 11R is designed so that the load impedance seen from the outgoing end of the replica circuit 11R may become a value almost equal to it of the equalization circuit 11.

[0021] The weighting network 16 was provided with subtraction and the integration circuit 17, and the control circuit 18, and subtraction and the integration circuit 17 are provided with the switch element P2A, and 2B and the integration circuit 19.

[0022] The switch element P2A is connected between the outgoing end of the replica circuit 11R, and the inverted input end of the integration circuit 19, and switch element P2B is connected between the outgoing end of the replica circuit 11R, and the noninverting input end of the integration circuit 19. The integration circuit 19 is provided with an inverted input end and a noninverting input end, carries out accumulation of the value proportional to the difference of the signal supplied to the noninverting input end, and the signal supplied to the inverted input end, and outputs this as the difference accumulation voltage  $VD$ . Accumulation is carried out in order to raise bias current adjustment accuracy. That is, since this difference is very minute and it is difficult to carry out comparative evaluation of this directly in a tolerance, accumulation of this difference is carried out.

[0023] The difference accumulation voltage  $VD$  is supplied to the inverted input end of the comparator 20, and reference voltage  $VS$  is supplied to the noninverting input end of the comparator 20. The enable signal EN outputted from the comparator 20 is a low at the time of a high level and  $VD < VS$  at the time of  $VD > VS$ .

[0024] The control circuit 18 supplies a timing signal to the replica circuit 11R, and subtraction and an integration circuit 17, The replica circuit 11R, and subtraction and an integration circuit 17 are periodically operated like the after-mentioned, and if the enable signal EN is a high level after subtraction and the integration circuit 17 operate repeatedly N times (i.e., if it is  $VD > VS$ ), the pulse of adjust signal AP will be supplied to the bias current equalization circuit 15. The bias current equalization circuit 15 answers this pulse, and adjusts one step of bias current of the replica circuit 11R and the equalization circuit 11 in the direction which that value converges on an optimum value.

[0025]Drawing 2 shows some examples of composition of drawing 1.

[0026] In the equalization circuit 11, the series connection of the circuit 21 and FET22 is carried

out between the power supply potential VDD and a ground. FET21R of the replica circuit 11R and 22R support FET21 of the equalization circuit 11, and 22, respectively.

[0027]The bias current equalization circuit 15 is provided with the counter 23 and D/A converter 24 with which the enumerated data are supplied, and the output of D/A converter 24 is supplied to the gate of FET22 and FET22R as gate voltage VG. The bias current IB according to the value of gate voltage VG flows into FET22 and FET22R. If gate voltage VG goes up, the bias current IB will increase and the output slew rate of the circuits 21 and 21R will become high.

[0028]In the control circuit 18, the clock CLK is supplied to the timing generating circuit 26 via the gate circuit 25. The timing generating circuit 26 generates the timing signal over the replica circuit 11R, and subtraction and an integration circuit 17 of drawing 1 based on this clock CLK. A pulse cycle generates judgment cycle signal JCS equal to a comparison test cycle (cycle judged at Step S7 of drawing 3 to be K=N), and supplies the timing generating circuit 26 to one input edge of AND gate 28 again. The enable signal EN is supplied to the input edge of another side of AND gate 28, and PASURU of judgment cycle signal JCS is supplied for the enable signal EN to clocked into end CK of the counter 23 as adjust signal AP via AND gate 28 between high level. If the gate circuit 25 will be in a through state to the clock CLK after powering on, this state is held at a flip-flop and the enable signal EN is set to a low in the pulse standup of judgment cycle signal JCS, This flip-flop will be reset, it will be in a cut off state to the clock CLK, and a stop, i.e., bias current automatic regulation operation, is completed by operation of the control circuit 18.

[0029]Drawing 3 is a flow chart which shows the sequence of control by the control circuit 18 of drawing 1. Drawing 4 (A) - (C) shows the ON-and-OFF waveform of the waveform of the output voltage Vo in drawing 1, the switch element P2A, and P2B. The inside of a parenthesis is [ the following and ] a step identification signal in drawing 3.

[0030](S1) The integration circuit 19 is reset and the output VD is set to 0V. The initial value 1 is loaded to inner counter K, and an initial value is loaded to the counter 23 of drawing 2.

[0031](S2) The replica circuit 11R is reset and the output voltage Vo is set to 0V.

[0032](S3) The step input of the input voltage Vi is carried out to the replica circuit 11R. This rises, as the output voltage Vo shows drawing 4 (A).

[0033](S4) If the number of the counters K is odd, it will progress to Step S5, and if the number is even, it will progress to Step S6.

[0034](S5) As shown in drawing 4 (A), switch element P2B is made one, and value Vo1 of the output voltage Vo in case switch element P2B changes from one at OFF is made to add to VD to the integration circuit 19 after carrying out the step input of the input voltage Vi to the replica circuit 11R until time t1 passes. Next, it progresses to Step S7.

[0035](S6) As shown in drawing 4 (A), the switch element P2A is made one, and value Vo2 of the output voltage Vo in case the switch element P2A changes from one at OFF is made to subtract from VD to the integration circuit 19 after carrying out the step input of the input voltage Vi to the replica circuit 11R until time t2 pass.

[0036](S7) If it is N<K, it will progress to Step S8, and if it is N=K, it will progress to step S9.

[0037](S8) Only 1 \*\*\*\*\*'s the value of the counter K and it returns to Step S2.

[0038]Whenever it repeats processing of Steps S1-S8 twice, deltaV=Vo1-Vo2 is added to VD. Generally, the value proportional to difference voltage deltaV is added to VD.

[0039](S9) Judgment cycle signal JCS in drawing 2 rises, and if the enable signal EN is a high level ('H'), i.e., VD>VS, at this time, It progresses to Step S10, the clock CLK is not supplied to the timing generating circuit 26 in drawing 2, but operation of the control circuit 18 stops. Since

the pulse of adjust signal AP is no longer supplied to the counter 23 and the output of the counter 23 is fixed, gate voltage VG and the bias current IB are also fixed. Thereby, a bias current automatic regulation is completed.

[0040](S10) In drawing 2, the pulse of judgment cycle signal JCS passes along AND gate 28, and is supplied to clocked into end CK of the counter 23 as a pulse of adjust signal AP. Next, it returns to Step S1.

[0041]Drawing 4 (A) When the value of gate voltage VG corresponding to the waveform of the output voltage Vo of - (C) is expressed with VG1, VG2, and VG3, respectively, it is  $VG1 < VG2 < VG3$ . That is, the direction in the case of drawing 4 (B) has a value of the bias current IB larger than drawing 4 (A), and the direction in the case of drawing 4 (C) has a value of the bias current IB larger than drawing 4 (B). The build up time of the output voltage Vo becomes short, difference voltage deltaV becomes small, and the value of VD which integrated this N times also becomes small, so that the value of the bias current IB is large. Since power consumption becomes large so that the value of VD is small, the value of suitable VD which can prevent the excess of power consumption and in which the equalization circuit 11 carries out normal operation is calculated beforehand, and this value is set to reference voltage VS.

[0042]Gate voltage VG answers the pulse of adjust signal AP, and as shown in drawing 5 (A), it changes stair-like.

[0043]Since the integrated circuit 10 is equipped with the above bias current automatic regulation circuits to the equalization circuit 11 according to this embodiment, Even if the bias current and output load of the equalization circuit 11 have dispersion with a manufacturing deviation, power supply voltage, and ambient air temperature, according to it, bias current is adjusted automatically suitably, and power-saving can be realized. It becomes unnecessary to perform bias current tuning in the culmination of manufacture of the integrated circuit 10, and the cost can be reduced. Since it has the replica circuit 11R corresponding to the equalization circuit 11 and is adjusting automatically using the output, The bias current of the equalization circuit 11 can be adjusted automatically in parallel with this, without the parasitic capacitance of the circuit element of an automatic regulation circuit not affecting a main signal system, but moreover stopping operation of a main signal system.

[0044]Other methods may be adopted as completing the bias current IB. For example, the counter 23 is replaced with a down counter and it may be made to supply reference voltage VS and the difference accumulation voltage VD to the noninverting input end and inverted input end of the comparator 20 in drawing 1, respectively. In this case, gate voltage VG changes, as shown in drawing 5 (B). Whenever the pulse of judgment cycle signal JCS is supplied without using the counter 23 and AND gate 28 of drawing 2, Are 1 / method of 2 search, and it is made to change according to the numerals of the enable signal EN, as gate voltage VG is shown in drawing 5 (C), and it may be made to repeat this until the absolute value of the difference of the difference accumulation voltage VD and reference voltage VS turns into below the preset value epsilon.

[0045]Drawing 6 and drawing 7 show the example of composition of the replica circuit 11R in drawing 1, and subtraction and an integration circuit 17, respectively. These circuits are complementary input-and-output types. Drawing 8 shows the clock CLK, the control signal supplied to the circuit of drawing 6 and drawing 7, and judgment cycle signal JCS in drawing 2. Drawing 8 shows the case where the value of N in drawing 3 is 4.

[0046]This replica circuit 11R is a sample hold circuit which combined the switched capacitor circuit and the complementary input-and-output type operational amplifier 13, and is similar to the equalization circuit 11 of drawing 10. The same numerals as the corresponding thing in

drawing 10 are given to the switch element in drawing 6. In the circuit of drawing 6, it has P14 and P23 as a switch element which is not into drawing 10.

[0047]The switch element P14 is for short-circuiting between the inverted input end of the operational amplifier 13, and noninverting outgoing ends, and between a noninverting input end and inverted output ends at the time of reset of the replica circuit 11R, making complementary input and output of the operational amplifier 13 into same electric potential, for example, 1.4V, and setting offset to 0V. The switch element P23 is for separating the output of the operational amplifier 13 from the capacitors C21 and C22 at the time of this reset, and resetting the capacitors C21 and C22 to ground potential which is different in the operational amplifier 13.

[0048]clock [ in drawing 8 to which the switch elements P11-P14 carried out 4 dividing of the clock CLK ] \*\* -- ON-and-OFF control is carried out by 1 -- clock \*\* -- these switches are turned on when 1 is a high level. the switch elements P21-P23 -- clock \*\* -- clock [ of 1 and an opposite phase ] \*\* -- ON-and-OFF control is carried out by 2 -- clock \*\* -- these switches are turned on when 2 is a high level. The capacitors C11 and C12 are the same capacity value mutually, and are equivalent to the capacitor C1 of drawing 10. The capacitors C21 and C22 are the same capacity value mutually, and are equivalent to the capacitor C2 of drawing 10.

[0049]Vip=1.6V and Vim=1.2V are supplied to the replica circuit 11R as a complementary input signal.

[0050]Operation of the circuit of drawing 6 is drawing 10 mentioned above, and since he can understand easily, it omits the explanation.

[0051]Subtraction and the integration circuit 17 of drawing 7 are similar with the replica circuit 11R of drawing 6. The complementary input-and-output type operational amplifier 30, the polarity switching circuit 31, the switch element P15, the capacitors CL1 and CL2, C31 and C32, and the polarity switching circuit 32, respectively The operational amplifier 13 of drawing 6, the switch element P11, P21, the capacitor C11. And C12, C21 and C22, and the switch element P22 are supported.

[0052]The switch element P2A and P2B parallel and the polarity switching circuit 31 which carried out cross connection (right reverse connection), Where it was because addition and subtraction of charge quantity are enabled, and it made the switch element P23 one and the switch elements P15 and P16 are turned OFF, If the capacitors CL1 and CL2 are charged with the output voltage Vop and Vom, respectively, or the capacitors CL2 and CL1 are charged and then these electric charges are moved to the capacitors C31 and C32, addition and subtraction will be performed to the addition electric charge of the capacitors C31 and C32.

[0053]The capacity value of the capacitors CL1 and CL2 is set that the load impedance seen from the outgoing end of the circuit of drawing 6 becomes almost equal to the load impedance ZL in drawing 1.

[0054]The electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively, when the polarity switching circuits 32 and 33 turn OFF the switch element P23 by a positive or reverse connected state and make one the switch elements P15 and P16.

[0055]The polarity of the offset voltage which the polarity switching circuits 32 and 33 are the objects for offset voltage offset, and is added to the capacitors C31 and C32 when the polarity switching circuits 32 and 33 are made into a tangent interlock state and the electric charge of the capacitors CL1 and CL2 is moved to the capacitors C31 and C32, respectively, When the polarity switching circuits 32 and 33 are changed into a reverse connection state and the electric charge of the capacitors CL1 and CL2 is moved to the capacitors C31 and C32, respectively, the polarity of the offset voltage added to the capacitors C31 and C32 becomes reverse, and offset

voltage is offset.

[0056]The reset switch elements RSW1 and RSW2 are for resetting the electric charge of the capacitors C31 and C32.

[0057]the switch element P2A and P2B -- respectively -- clock [ in drawing 8 ] \*\* -- it is controlled by 2A and clock \*\* 2B. the switch elements P15 and P16 -- the switch elements P11-P14 in drawing 6 -- clock [ in drawing 8 ] \*\* -- it is controlled by 1. the switch element P23 -- the switch elements P21-P23 in drawing 6 -- clock [ in drawing 8 ] \*\* -- it is controlled by 2. the switch elements P31 and P32 -- clock [ in drawing 8 ] \*\* -- it is controlled by 3. the switch elements P41 and P42 -- clock [ in drawing 8 ] \*\* -- it is controlled by 4. the reset switch elements RSW1 and RSW2 -- clock [ in drawing 8 ] \*\* -- it is controlled by RST. Each clock for switch element control in drawing 8 supports the one and OFF of a switch element for which a high level and a low are controlled by this clock, respectively.

[0058]The difference voltage of the complementary output voltage VDp and VDm is equivalent to the difference accumulation voltage VD in drawing 1, and this is compared by reference voltage VS and the comparator 20 (drawing 1).

[0059]Next, operation of the circuit of drawing 7 is explained with reference to drawing 8.

[0060](t1-t2) The reset switch elements RSW1 and RSW2 are one, and the electric charge of the reset C31 and C32, i.e., capacitors, is reset for subtraction and the integration circuit 17.

[0061](t2-t9) The reset switch elements RSW1 and RSW2 are off. In time t2-t7, the switch elements P41 and P42 have one and the off switch elements P31 and P32, and it is this reverse in next time t7-t9.

[0062]The details of the time t2-t7 are as follows.

[0063](t3-t4) OFF and the switch elements P15 and P16 are [ the switch element P2A / OFF and the switch element P23 of one and switch element P2B ] one, and the capacitors CL1 and CL2 are charged with the output voltage Vop and Vom, respectively. The switch element P2A is come by off by t4, and the voltage of the output voltage Vop and Vom at this time is held at the capacitors CL1 and CL2, respectively.

[0064](t5-t6) The switch element P23 is OFF, the switch elements P15 and P16 are one, and the electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively.

[0065](t6-t7) One and the switch elements P15 and P16 are [ the switch element P2A / OFF and the switch element P23 of OFF and switch element P2B ] one, and the capacitors CL1 and CL2 are charged with the output voltage Vom and the output voltage Vop, respectively. Switch element P2B is come by off by t7, and the output voltage Vom at this time and the voltage of the output voltage Vop are held at the capacitors CL1 and CL2, respectively.

[0066]The details of the time t7-t10 are as follows.

[0067](t7-t8) The switch element P23 is OFF, the switch elements P15 and P16 are one, and the electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively.

[0068]In the time t8-t10, the same operation as the above t3-t8 is performed. However, just before the capacitors C31 and C32 are reset by t10, the pulse of judgment cycle signal JCS is outputted from the timing generating circuit 26 of drawing 2.

[0069]Operation explaining drawing 1 is performed by such operation.

[0070]Also outside, various modifications are included in this invention.

[0071]For example, not only a power up but when temperature or power supply voltage comes outside a setting range at the time of every fixed time and a system reset, it may be made to start

bias current automatic regulation processing. An output slew rate should just depend for the equalization circuit 11 on bias current.

## TECHNICAL FIELD

[Field of the Invention] This invention relates to the integrated circuit in which the slew rate (variation of the output voltage per unit time) of an output includes the circuit which adjusts automatically the value of the equalization circuit depending on bias current, and this bias current.

## PRIOR ART

[Description of the Prior Art] Drawing 9 is a bias adjustment explanatory view of the conventional integrated circuit 10X in which the slew rate of an output includes the equalization circuit 11 depending on the bias current IB.

[0003] The bias current IB is supplied to the equalization circuit 11 from the bias circuit 12. The load impedance which the outgoing end of the equalization circuit 11 was connected to the output terminal of an unillustrated circuit or the integrated circuit 10X, and was seen from the outgoing end of the equalization circuit 11 is ZL.

[0004] Drawing 10 shows the sample hold circuit which combined the switched capacitor circuit and the operational amplifier 13X as the equalization circuit 11 in drawing 9. Drawing 10 shows the case where load impedance can approximate by capacity CL. Drawing 11 is a wave form chart showing operation of the circuit of drawing 10.

[0005] 2 phase clock \*\* which shows drawing 11 the switch in drawing 10 -- 1 and \*\* -- it is controlled by 2 and a high level and low of a clock support the one and OFF of a switch which are controlled by the clock, respectively. the switch element P11, P12, and P13 -- clock \*\* -- being controlled by 1 -- the switch elements P21 and P22 -- clock \*\* -- it is controlled by 2.

[0006] The input-and-output voltage of the equalization circuit 11 is expressed with Vi and Vo, respectively. clock \*\* -- when 1 is a high level, the both ends of the capacitor C2 are grounded and reset, and the capacitor C1 is charged with the input voltage Vi. The charge quantity Q1 charged by the capacitor C1 is C1 and Vi. next, clock \*\* -- when 2 was set to a high level, this electric charge Q1 moves to the capacitor C2 and sufficient settling time is given, the charge quantity Q2 of the capacitor C2 serves as C2 and Vo. Since it is Q1=Q2, it is expressed  $Vo=(C1/C2) Vi$ .

[0007] If the equalization circuit 11 does not have sufficient driving ability to load-carrying-capacity CL when operating the equalization circuit 11 with a high-speed clock, a slew rate is insufficient, it is set to  $Vo < (C1/C2) Vi$ , and a required output swing is not obtained.

[0008] In a design, under the worst condition of the deviation of the circuit element characteristic generated in a manufacturing process, power supply voltage, and temperature, the bias current IB supplied to the operational amplifier 13X is determined so that a required output slew rate may be obtained. Under the present circumstances, the change of the driving ability of the operational amplifier 13X and the change of load-carrying-capacity CL accompanying change of the bias current IB are taken into consideration.

[0009] However, it does not usually become the worst conditions but becomes excess of power consumption.

[0010] Drawing 12 shows the output voltage Vo under the conditions from which the

equalization circuit 11 manufactured based on the same design differs about the time t1-t3 in drawing 11. VLL shows the lower limit of the output voltage Vo required in order that the equalization circuit 11 may carry out normal operation under the worst conditions among drawing 12.

[0011]In order to return to drawing 9 and to solve the problem of this excess of power consumption in the former, The integrated circuit 10X is equipped with the bias circuit 12 which can adjust the bias current IB, The bias current IB of the same value as the bias current IB supplied to the equalization circuit 11 was taken out from the bias circuit 12 outside, and it measured with the ammeter 14, and trimming adjustment of adjusting the bias current IB with the equalization circuit 15X was performed so that this value might come in a prescribed range. This adjustment is performed in the culmination of manufacture of the integrated circuit 10X.

## EFFECT OF THE INVENTION

[The means for solving a technical problem and its operation effect] In one mode of the integrated circuit by this invention, the slew rate of an output is provided with the replica circuit and bias current automatic regulation circuit of the equalization circuit depending on bias current, and repeat execution of the predetermined operation is carried out to this replica circuit for adjustment. This automatic regulation circuit has a weighting network, a comparison circuit, and a bias adjustment circuit.

[0015]In this weighting network, the output is reset and processing in which accumulation of eye \*\*\*\*\* and this difference is carried out for a difference with the 2nd output signal after the 2nd hour passes with the 1st output signal after the 1st hour passes after carrying out the step input of the predetermined value to this replica circuit is repeated. This value that carried out accumulation is compared with a preset value in this comparison circuit. In this bias adjustment circuit, the bias current of this replica and this equalization circuit is similarly changed according to the comparison result of this comparison circuit for every bias adjustment circuit this prescribed frequency.

[0016]Since according to this integrated circuit bias current is suitably adjusted automatically according to it even if the bias current and output load of this equalization circuit have dispersion with a manufacturing deviation, power supply voltage, and ambient air temperature, power-saving is realizable. The parasitic capacitance of the circuit element of this automatic regulation circuit does not affect a main signal system including this equalization circuit, but moreover, it can adjust the bias current of this equalization circuit automatically in parallel with this, without stopping operation of this main signal system. It becomes unnecessary to perform bias current tuning in the culmination of manufacture of this integrated circuit, and the cost can be reduced.

[0017]Other purposes, composition, and effects of this invention become clear from the following explanation.

[0018]

[Embodiment of the Invention]Hereafter, the embodiment of this invention is described with reference to drawings.

[0019][A 1st embodiment] Drawing 1 is a block diagram of the integrated circuit 10 in which the slew rate of an output includes the equalization circuit 11 and bias current automatic regulation circuit depending on bias current.

[0020]The load impedance which the outgoing end of the equalization circuit 11 was connected to the output terminal of other unillustrated circuits or the integrated circuit 10, and was seen

from the outgoing end of the equalization circuit 11 is ZL. In the integrated circuit 10, the same replica circuit 11R is formed as substantially as the equalization circuit 11. In order to improve identity with the equalization circuit 11 more, the replica circuit 11R is formed near the equalization circuit 11. The bias current of the same value can flow into the equalization circuit 11 and the replica circuit 11R, and this value can be adjusted with the bias current equalization circuit 15. The weighting network 16 connected to the outgoing end of the replica circuit 11R is designed so that the load impedance seen from the outgoing end of the replica circuit 11R may become a value almost equal to it of the equalization circuit 11.

[0021]The weighting network 16 was provided with subtraction and the integration circuit 17, and the control circuit 18, and subtraction and the integration circuit 17 are provided with the switch element P2A, and 2B and the integration circuit 19.

[0022]The switch element P2A is connected between the outgoing end of the replica circuit 11R, and the inverted input end of the integration circuit 19, and switch element P2B is connected between the outgoing end of the replica circuit 11R, and the noninverting input end of the integration circuit 19. The integration circuit 19 is provided with an inverted input end and a noninverting input end, carries out accumulation of the value proportional to the difference of the signal supplied to the noninverting input end, and the signal supplied to the inverted input end, and outputs this as the difference accumulation voltage VD. Accumulation is carried out in order to raise bias current adjustment accuracy. That is, since this difference is very minute and it is difficult to carry out comparative evaluation of this directly in a tolerance, accumulation of this difference is carried out.

[0023]The difference accumulation voltage VD is supplied to the inverted input end of the comparator 20, and reference voltage VS is supplied to the noninverting input end of the comparator 20. The enable signal EN outputted from the comparator 20 is a low at the time of a high level and  $VD < VS$  at the time of  $VD > VS$ .

[0024]The control circuit 18 supplies a timing signal to the replica circuit 11R, and subtraction and an integration circuit 17, The replica circuit 11R, and subtraction and an integration circuit 17 are periodically operated like the after-mentioned, and if the enable signal EN is a high level after subtraction and the integration circuit 17 operate repeatedly N times (i.e., if it is  $VD > VS$ ), the pulse of adjust signal AP will be supplied to the bias current equalization circuit 15. The bias current equalization circuit 15 answers this pulse, and adjusts one step of bias current of the replica circuit 11R and the equalization circuit 11 in the direction which that value converges on an optimum value.

[0025]Drawing 2 shows some examples of composition of drawing 1.

[0026]In the equalization circuit 11, the series connection of the circuit 21 and FET22 is carried out between the power supply potential VDD and a ground. FET21R of the replica circuit 11R and 22R support FET21 of the equalization circuit 11, and 22, respectively.

[0027]The bias current equalization circuit 15 is provided with the counter 23 and D/A converter 24 with which the enumerated data are supplied, and the output of D/A converter 24 is supplied to the gate of FET22 and FET22R as gate voltage VG. The bias current IB according to the value of gate voltage VG flows into FET22 and FET22R. If gate voltage VG goes up, the bias current IB will increase and the output slew rate of the circuits 21 and 21R will become high.

[0028]In the control circuit 18, the clock CLK is supplied to the timing generating circuit 26 via the gate circuit 25. The timing generating circuit 26 generates the timing signal over the replica circuit 11R, and subtraction and an integration circuit 17 of drawing 1 based on this clock CLK. A pulse cycle generates judgment cycle signal JCS equal to a comparison test cycle (cycle

judged at Step S7 of drawing 3 to be K=N), and supplies the timing generating circuit 26 to one input edge of AND gate 28 again. The enable signal EN is supplied to the input edge of another side of AND gate 28, and PASURU of judgment cycle signal JCS is supplied for the enable signal EN to clocked into end CK of the counter 23 as adjust signal AP via AND gate 28 between high level. If the gate circuit 25 will be in a through state to the clock CLK after powering on, this state is held at a flip-flop and the enable signal EN is set to a low in the pulse standup of judgment cycle signal JCS, This flip-flop will be reset, it will be in a cut off state to the clock CLK, and a stop, i.e., bias current automatic regulation operation, is completed by operation of the control circuit 18.

[0029] Drawing 3 is a flow chart which shows the sequence of control by the control circuit 18 of drawing 1. Drawing 4 (A) - (C) shows the ON-and-OFF waveform of the waveform of the output voltage Vo in drawing 1, the switch element P2A, and P2B. The inside of a parenthesis is [ the following and ] a step identification signal in drawing 3.

[0030](S1) The integration circuit 19 is reset and the output VD is set to 0V. The initial value 1 is loaded to inner counter K, and an initial value is loaded to the counter 23 of drawing 2.

[0031](S2) The replica circuit 11R is reset and the output voltage Vo is set to 0V.

[0032](S3) The step input of the input voltage Vi is carried out to the replica circuit 11R. This rises, as the output voltage Vo shows drawing 4 (A).

[0033](S4) If the number of the counters K is odd, it will progress to Step S5, and if the number is even, it will progress to Step S6.

[0034](S5) As shown in drawing 4 (A), switch element P2B is made one, and value Vo1 of the output voltage Vo in case switch element P2B changes from one at OFF is made to add to VD to the integration circuit 19 after carrying out the step input of the input voltage Vi to the replica circuit 11R until time t1 passes. Next, it progresses to Step S7.

[0035](S6) As shown in drawing 4 (A), the switch element P2A is made one, and value Vo2 of the output voltage Vo in case the switch element P2A changes from one at OFF is made to subtract from VD to the integration circuit 19 after carrying out the step input of the input voltage Vi to the replica circuit 11R until time t2 pass.

[0036](S7) If it is N<K, it will progress to Step S8, and if it is N=K, it will progress to step S9.

[0037](S8) Only 1 \*\*\*\*\*'s the value of the counter K and it returns to Step S2.

[0038] Whenever it repeats processing of Steps S1-S8 twice, deltaV=Vo1-Vo2 is added to VD. Generally, the value proportional to difference voltage deltaV is added to VD.

[0039](S9) Judgment cycle signal JCS in drawing 2 rises, and if the enable signal EN is a high level ('H'), i.e., VD>VS, at this time, It progresses to Step S10, the clock CLK is not supplied to the timing generating circuit 26 in drawing 2, but operation of the control circuit 18 stops. Since the pulse of adjust signal AP is no longer supplied to the counter 23 and the output of the counter 23 is fixed, gate voltage VG and the bias current IB are also fixed. Thereby, a bias current automatic regulation is completed.

[0040](S10) In drawing 2, the pulse of judgment cycle signal JCS passes along AND gate 28, and is supplied to clocked into end CK of the counter 23 as a pulse of adjust signal AP. Next, it returns to Step S1.

[0041]Drawing 4 (A) When the value of gate voltage VG corresponding to the waveform of the output voltage Vo of - (C) is expressed with VG1, VG2, and VG3, respectively, it is VG1<VG2<VG3. That is, the direction in the case of drawing 4 (B) has a value of the bias current IB larger than drawing 4 (A), and the direction in the case of drawing 4 (C) has a value of the bias current IB larger than drawing 4 (B). The build up time of the output voltage Vo

becomes short, difference voltage  $\Delta V$  becomes small, and the value of  $V_D$  which integrated this  $N$  times also becomes small, so that the value of the bias current  $I_B$  is large. Since power consumption becomes large so that the value of  $V_D$  is small, the value of suitable  $V_D$  which can prevent the excess of power consumption and in which the equalization circuit 11 carries out normal operation is calculated beforehand, and this value is set to reference voltage  $V_S$ .

[0042]Gate voltage  $V_G$  answers the pulse of adjust signal  $A_P$ , and as shown in drawing 5 (A), it changes stair-like.

[0043]Since the integrated circuit 10 is equipped with the above bias current automatic regulation circuits to the equalization circuit 11 according to this embodiment, Even if the bias current and output load of the equalization circuit 11 have dispersion with a manufacturing deviation, power supply voltage, and ambient air temperature, according to it, bias current is adjusted automatically suitably, and power-saving can be realized. It becomes unnecessary to perform bias current tuning in the culmination of manufacture of the integrated circuit 10, and the cost can be reduced. Since it has the replica circuit 11R corresponding to the equalization circuit 11 and is adjusting automatically using the output, The bias current of the equalization circuit 11 can be adjusted automatically in parallel with this, without the parasitic capacitance of the circuit element of an automatic regulation circuit not affecting a main signal system, but moreover stopping operation of a main signal system.

[0044]Other methods may be adopted as completing the bias current  $I_B$ . For example, the counter 23 is replaced with a down counter and it may be made to supply reference voltage  $V_S$  and the difference accumulation voltage  $V_D$  to the noninverting input end and inverted input end of the comparator 20 in drawing 1, respectively. In this case, gate voltage  $V_G$  changes, as shown in drawing 5 (B). Whenever the pulse of judgment cycle signal  $JCS$  is supplied without using the counter 23 and AND gate 28 of drawing 2, Are 1 / method of 2 search, and it is made to change according to the numerals of the enable signal  $EN$ , as gate voltage  $V_G$  is shown in drawing 5 (C), and it may be made to repeat this until the absolute value of the difference of the difference accumulation voltage  $V_D$  and reference voltage  $V_S$  turns into below the preset value  $\epsilon$ .

[0045]Drawing 6 and drawing 7 show the example of composition of the replica circuit 11R in drawing 1, and subtraction and an integration circuit 17, respectively. These circuits are complementary input-and-output types. Drawing 8 shows the clock  $CLK$ , the control signal supplied to the circuit of drawing 6 and drawing 7, and judgment cycle signal  $JCS$  in drawing 2. Drawing 8 shows the case where the value of  $N$  in drawing 3 is 4.

[0046]This replica circuit 11R is a sample hold circuit which combined the switched capacitor circuit and the complementary input-and-output type operational amplifier 13, and is similar to the equalization circuit 11 of drawing 10. The same numerals as the corresponding thing in drawing 10 are given to the switch element in drawing 6. In the circuit of drawing 6, it has P14 and P23 as a switch element which is not into drawing 10.

[0047]The switch element P14 is for short-circuiting between the inverted input end of the operational amplifier 13, and noninverting outgoing ends, and between a noninverting input end and inverted output ends at the time of reset of the replica circuit 11R, making complementary input and output of the operational amplifier 13 into same electric potential, for example, 1.4V, and setting offset to 0V. The switch element P23 is for separating the output of the operational amplifier 13 from the capacitors C21 and C22 at the time of this reset, and resetting the capacitors C21 and C22 to ground potential which is different in the operational amplifier 13.

[0048]clock [ in drawing 8 to which the switch elements P11-P14 carried out 4 dividing of the clock  $CLK$  ] \*\* -- ON-and-OFF control is carried out by 1 -- clock \*\* -- these switches are

turned on when 1 is a high level. the switch elements P21-P23 -- clock \*\* -- clock [ of 1 and an opposite phase ] \*\* -- ON-and-OFF control is carried out by 2 -- clock \*\* -- these switches are turned on when 2 is a high level. The capacitors C11 and C12 are the same capacity value mutually, and are equivalent to the capacitor C1 of drawing 10. The capacitors C21 and C22 are the same capacity value mutually, and are equivalent to the capacitor C2 of drawing 10.

[0049]Vip=1.6V and Vim=1.2V are supplied to the replica circuit 11R as a complementary input signal.

[0050]Operation of the circuit of drawing 6 is drawing 10 mentioned above, and since he can understand easily, it omits the explanation.

[0051]Subtraction and the integration circuit 17 of drawing 7 are similar with the replica circuit 11R of drawing 6, The complementary input-and-output type operational amplifier 30, the polarity switching circuit 31, the switch element P15, the capacitors CL1 and CL2, C31 and C32, and the polarity switching circuit 32, respectively The operational amplifier 13 of drawing 6, the switch element P11, P21, the capacitor C11. And C12, C21 and C22, and the switch element P22 are supported.

[0052]The switch element P2A and P2B parallel and the polarity switching circuit 31 which carried out cross connection (right reverse connection), Where it was because addition and subtraction of charge quantity are enabled, and it made the switch element P23 one and the switch elements P15 and P16 are turned OFF, If the capacitors CL1 and CL2 are charged with the output voltage Vop and Vom, respectively, or the capacitors CL2 and CL1 are charged and then these electric charges are moved to the capacitors C31 and C32, addition and subtraction will be performed to the addition electric charge of the capacitors C31 and C32.

[0053]The capacity value of the capacitors CL1 and CL2 is set that the load impedance seen from the outgoing end of the circuit of drawing 6 becomes almost equal to the load impedance ZL in drawing 1.

[0054]The electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively, when the polarity switching circuits 32 and 33 turn OFF the switch element P23 by a positive or reverse connected state and make one the switch elements P15 and P16.

[0055]The polarity of the offset voltage which the polarity switching circuits 32 and 33 are the objects for offset voltage offset, and is added to the capacitors C31 and C32 when the polarity switching circuits 32 and 33 are made into a tangent interlock state and the electric charge of the capacitors CL1 and CL2 is moved to the capacitors C31 and C32, respectively, When the polarity switching circuits 32 and 33 are changed into a reverse connection state and the electric charge of the capacitors CL1 and CL2 is moved to the capacitors C31 and C32, respectively, the polarity of the offset voltage added to the capacitors C31 and C32 becomes reverse, and offset voltage is offset.

[0056]The reset switch elements RSW1 and RSW2 are for resetting the electric charge of the capacitors C31 and C32.

[0057]the switch element P2A and P2B -- respectively -- clock [ in drawing 8 ] \*\* -- it is controlled by 2A and clock \*\* 2B. the switch elements P15 and P16 -- the switch elements P11-P14 in drawing 6 -- clock [ in drawing 8 ] \*\* -- it is controlled by 1. the switch element P23 -- the switch elements P21-P23 in drawing 6 -- clock [ in drawing 8 ] \*\* -- it is controlled by 2. the switch elements P31 and P32 -- clock [ in drawing 8 ] \*\* -- it is controlled by 3. the switch elements P41 and P42 -- clock [ in drawing 8 ] \*\* -- it is controlled by 4. the reset switch elements RSW1 and RSW2 -- clock [ in drawing 8 ] \*\* -- it is controlled by RST. Each clock for switch element control in drawing 8 supports the one and OFF of a switch element for which a

high level and a low are controlled by this clock, respectively.

[0058]The difference voltage of the complementary output voltage VDp and VDm is equivalent to the difference accumulation voltage VD in drawing 1, and this is compared by reference voltage VS and the comparator 20 (drawing 1).

[0059]Next, operation of the circuit of drawing 7 is explained with reference to drawing 8.

[0060](t1-t2) The reset switch elements RSW1 and RSW2 are one, and the electric charge of the reset C31 and C32, i.e., capacitors, is reset for subtraction and the integration circuit 17.

[0061](t2-t9) The reset switch elements RSW1 and RSW2 are off. In time t2-t7, the switch elements P41 and P42 have one and the off switch elements P31 and P32, and it is this reverse in next time t7-t9.

[0062]The details of the time t2-t7 are as follows.

[0063](t3-t4) OFF and the switch elements P15 and P16 are [ the switch element P2A / OFF and the switch element P23 of one and switch element P2B ] one, and the capacitors CL1 and CL2 are charged with the output voltage Vop and Vom, respectively. The switch element P2A is come by off by t4, and the voltage of the output voltage Vop and Vom at this time is held at the capacitors CL1 and CL2, respectively.

[0064](t5-t6) The switch element P23 is OFF, the switch elements P15 and P16 are one, and the electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively.

[0065](t6-t7) One and the switch elements P15 and P16 are [ the switch element P2A / OFF and the switch element P23 of OFF and switch element P2B ] one, and the capacitors CL1 and CL2 are charged with the output voltage Vom and the output voltage Vop, respectively. Switch element P2B is come by off by t7, and the output voltage Vom at this time and the voltage of the output voltage Vop are held at the capacitors CL1 and CL2, respectively.

[0066]The details of the time t7-t10 are as follows.

[0067](t7-t8) The switch element P23 is OFF, the switch elements P15 and P16 are one, and the electric charge of the capacitors CL1 and CL2 moves to the capacitors C31 and C32, respectively.

[0068]In the time t8-t10, the same operation as the above t3-t8 is performed. However, just before the capacitors C31 and C32 are reset by t10, the pulse of judgment cycle signal JCS is outputted from the timing generating circuit 26 of drawing 2.

[0069]Operation explaining drawing 1 is performed by such operation.

[0070]Also outside, various modifications are included in this invention.

[0071]For example, not only a power up but when temperature or power supply voltage comes outside a setting range at the time of every fixed time and a system reset, it may be made to start bias current automatic regulation processing. An output slew rate should just depend for the equalization circuit 11 on bias current.

## TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention]However, since change of the value of the load impedance by change of the characteristic deviation or power supply voltage of load impedance, and temperature is not taken into consideration, the bias current IB must be determined supposing the maximum of load impedance, and it becomes insufficient saving the power. Since it is necessary to perform tuning of the bias current IB by the manufacturing stage of the integrated circuit 10X, it becomes a high cost.

[0013]The purpose of this invention is to provide the integrated circuit whose power can be saved more, without adjusting bias current for the circuit for which the slew rate of an output depends on bias current before product shipment in view of such a problem.

## DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1]The slew rate of an output of one embodiment of this invention is a block diagram of an integrated circuit including the equalization circuit and bias current automatic regulation circuit depending on bias current.

[Drawing 2]It is a block diagram showing some examples of composition of drawing 1.

[Drawing 3]It is a flow chart which shows the sequence of control by the control circuit of drawing 1.

[Drawing 4](A) - (C) is all a figure showing the ON-and-OFF waveform of the waveform of the output voltage Vo in drawing 1, the switch element P2A, and P2B.

[Drawing 5](A) - (C) is a diagram showing the temporal response of the output value of the bias current equalization circuit in the case of adjusting bias current automatically with step-up, a step down, and 1/2 heuristics, respectively.

[Drawing 6]It is a figure showing the example of composition of the replica circuit in drawing 1.

[Drawing 7]It is a figure showing the example of composition of the subtraction and the integration circuit in drawing 1.

[Drawing 8]It is a timing chart which shows the reference clock CLK, the control signal supplied to the switch element of the circuit of drawing 6 and drawing 7, and judgment cycle signal JCS in drawing 2.

[Drawing 9]The slew rate of an output is a bias adjustment explanatory view of the conventional integrated circuit including the equalization circuit depending on bias current.

[Drawing 10]It is a figure showing the sample hold circuit which combined the switched capacitor circuit and operational amplifier as an equalization circuit in drawing 9.

[Drawing 11]It is a wave form chart showing operation of the circuit of drawing 10.

[Drawing 12]It is a figure showing the waveform of the output voltage Vo under the conditions from which the equalization circuit manufactured based on the same design differs about the time t1-t3 in drawing 11.

[Description of Notations]

10 Integrated circuit

11 Equalization circuit

11R Replica circuit

12 Bias circuit

13 and 30 Complementary input-and-output type operational amplifier

15 Bias current equalization circuit

16 Weighting network

17 Subtraction and an integration circuit

18 Control circuit

19 Integration circuit

20 Comparator

22, 22R FET

23 Counter

- 24 D/A converter
- 25 Gate circuit
- 26 Timing generating circuit
- 31-33 Polarity switching circuit

---

[Translation done.]

(19)日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開2002-164770

(P2002-164770A)

(43)公開日 平成14年6月7日(2002.6.7)

(51)Int.Cl.<sup>7</sup>

H 0 3 K 5/12

識別記号

F I

テマコード(参考)

H 0 3 K 5/12

審査請求 未請求 請求項の数10 O L (全 10 頁)

(21)出願番号

特願2000-357019(P2000-357019)

(22)出願日

平成12年11月24日(2000.11.24)

(71)出願人 000005223

富士通株式会社

神奈川県川崎市中原区上小田中4丁目1番  
1号

(72)発明者 難波 広美

神奈川県川崎市中原区上小田中4丁目1番  
1号 富士通株式会社内

(72)発明者 水谷 徹

神奈川県川崎市中原区上小田中4丁目1番  
1号 富士通株式会社内

(74)代理人 100092587

弁理士 松本 真吉

最終頁に続く


(54)【発明の名称】 半導体集積回路

(57)【要約】

【課題】出力のスルーレートがバイアス電流に依存する回路を、製品出荷前にバイアス電流の調整を行うことなく、より省電力化する。

【解決手段】評価回路1 6では、その出力をリセットし、レプリカ回路1 1 Rに電圧V iをステップ入力してから時間t 1経過した後と時間t 2経過した後のレプリカ回路1 1 Rの出力電圧V oの差を所定回数求め、該差を累積加算する、という処理を繰り返す。比較回路2 0では、累積加算電圧VDを基準電圧VSと比較する。バイアス調整回路1 5は、該所定回数毎に、VD>VSであればレプリカ1 1 R及び被調整回路1 1 のバイアス電流をステップアップさせ、VD<VSであれば調整を終了する。

本発明の一実施形態の、出力のスルーレートがバイアス電流に依存する被調整回路及びバイアス電流自動調整回路を含む半導体集積回路のブロック図



## 【特許請求の範囲】

【請求項1】 出力のスルーレートがバイアス電流に依存する被調整回路と、該バイアス電流と実質的に同じ値のバイアス電流が流れる、該被調整回路のレプリカ回路と、出力をリセットし、該レプリカ回路に所定値をステップ入力してから第1時間経過した後の第1出力信号と第2時間経過した後の第2出力信号との差を所定回数求め、該差を累積加算する、という処理を繰り返す評価回路と、この累積加算した値を設定値と比較する比較回路と、該所定回数毎に、該比較回路の比較結果に応じて該バイアス電流を変化させるバイアス調整回路と、を有することを特徴とする半導体集積回路。

【請求項2】 上記評価回路は、上記第1出力信号と上記第2出力信号との差を積分する減算・積分回路と、

制御回路とを有し、該制御回路は、

(1) 該減算・積分回路の積分値をリセットさせ、  
(2) 該レプリカ回路をリセットし、次いで該レプリカ回路に所定値を入力させ、この入力後、第1時間経過した後又は該第1時間経過するまで該レプリカ回路の出力を該第1出力信号として該減算・積分回路に供給させ、次いで該レプリカ回路をリセットし、次いで該レプリカ回路に該所定値を入力させ、この入力後、第2時間経過した後又は該第2時間経過するまで該レプリカ回路の出力を該第2出力信号として該減算・積分回路に供給させるという処理を上記所定回数繰り返し、

該(1)と(2)の処理を繰り返す、

ことを特徴とする請求項1記載の半導体集積回路。

【請求項3】 上記バイアス調整回路は、上記比較回路により上記累積加算値が上記設定値より大きいと判定されたことに応答して上記バイアス電流をステップアップさせ、

上記制御回路は、該累積加算値が該設定値より小さいと判定されたことに応答して動作を停止する、

ことを特徴とする請求項2記載の半導体集積回路。

【請求項4】 上記バイアス調整回路は、上記比較回路により上記累積加算値が上記設定値より小さいと判定されたことに応答して上記バイアス電流をステップダウンさせ、

上記制御回路は、該累積加算値が該設定値より大きいと判定されたことに応答して動作を停止する、

ことを特徴とする請求項2記載の半導体集積回路。

【請求項5】 上記バイアス調整回路は、上記比較回路により上記累積加算値が上記設定値より小さいと判定されたことに応答して上記バイアス電流をステップダウンさせ、該累積加算値が該設定値より大きいと判定されたことに応答して該バイアス電流をステップアップさせ、上記制御回路は、該累積加算値と該設定値との差の絶対

値が所定値より小さい場合に動作を停止する、ことを特徴とする請求項2記載の半導体集積回路。

【請求項6】 上記レプリカ回路は相補出力型であり、上記減算・積分回路は、相補入出力型演算增幅回路と、該演算增幅回路の反転入力端と非反転出力端との間に接続された第1キャパシタと、該演算增幅回路の非反転入力端と反転出力端との間に接続された第2キャパシタと、該第1及び第2キャパシタの電荷をリセットするリセットスイッチ回路と、第3及び第4キャパシタと、該レプリカ回路の相補出力でそれぞれ該第3及び該第4キャパシタを充電させ又はそれぞれ第4及び第3キャパシタを充電させ、次いで該第3及び該第4キャパシタの電荷をそれぞれ該第1及び第2キャパシタに移すスイッチ回路と、を有することを特徴とする請求項3記載の半導体集積回路。

【請求項7】 上記減算・積分回路は、上記第3及び第4キャパシタの第1端をそれぞれ上記演算增幅回路の反転及び非反転入力端に接続させて正接続状態にし又はそれぞれ該演算增幅回路の該非反転及び反転入力端に接続させて逆接続状態にする第1極性切換スイッチ回路と、上記第3及び第4キャパシタの第2端をそれぞれ該演算增幅回路の非反転及び反転出力端に接続させて正接続状態にし又はそれぞれ該演算增幅回路の該反転及び非反転出力端に接続させて逆接続状態にする第2極性切換スイッチ回路と、

を有することを特徴とする請求項6記載の半導体集積回路。

【請求項8】 上記制御回路は、上記第1及び第2極性切換スイッチ回路を共に上記正接続状態にする第1期間と、該第1及び第2極性切換スイッチ回路を共に上記逆接続状態にする第2期間とを交互に繰り返し、該第1及び第2期間の各々において上記(2)の上記処理を1回行うことを特徴とする請求項7記載の半導体集積回路。

【請求項9】 上記被調整回路は、演算增幅回路を有することを特徴とする請求項1乃至7のいずれか1つに記載の半導体集積回路。

【請求項10】 上記被調整回路はさらに、上記演算增幅回路の入力段に接続されスイッチトキャパシタ回路を有することを特徴とする請求項9記載の半導体集積回路。

## 【発明の詳細な説明】

## 【0001】

【発明の属する技術分野】 本発明は、出力のスルーレート（単位時間当たりの出力電圧の変化量）がバイアス電流に依存する被調整回路及び該バイアス電流の値を自動

調整する回路を含む半導体集積回路に関する。

#### 【0002】

【従来の技術】図9は、出力のスルーレートがバイアス電流IBに依存する被調整回路11を含む従来の半導体集積回路10Xのバイアス調整説明図である。

【0003】被調整回路11には、バイアス回路12からバイアス電流IBが供給される。被調整回路11の出力端子は不図示の回路又は半導体集積回路10Xの出力端子に接続され、被調整回路11の出力端子から見た負荷インピーダンスはZLである。

【0004】図10は、図9中の被調整回路11としての、スイッチトキャパシタ回路と演算増幅器13Xとを組み合わせたサンプルホールド回路を示す。図10では、負荷インピーダンスが容量CLで近似できる場合を示している。図11は、図10の回路の動作を示す波形図である。

【0005】図10中のスイッチは、図11に示す2相クロックΦ1及びΦ2で制御され、クロックの高レベル及び低レベルがそれぞれそのクロックで制御されるスイッチのオン及びオフに対応している。スイッチ素子P11、P12及びP13はクロックΦ1で制御され、スイッチ素子P21及びP22はクロックΦ2で制御される。

【0006】被調整回路11の入出力電圧をそれぞれVi及びVoで表す。クロックΦ1が高レベルのとき、キャパシタC2の両端が接地されてリセットされると共に、キャパシタC1が入力電圧Viで充電される。キャパシタC1に充電される電荷量Q1は、 $C_1 \cdot V_i$ である。次にクロックΦ2が高レベルになると、この電荷Q1がキャパシタC2へ移動し、充分なセッティング時間が与えられた場合には、キャパシタC2の電荷量Q2は $C_2 \cdot V_o$ となる。 $Q_1 = Q_2$ であるので、 $V_o = (C_1 / C_2) V_i$ と表される。

【0007】被調整回路11を高速クロックで動作させた場合、被調整回路11が負荷容量CLに対して充分な駆動能力を有しなければ、スルーレートが不足して $V_o < (C_1 / C_2) V_i$ となり、必要な出力振幅が得られない。

【0008】設計においては、製造過程で発生する回路素子特性の偏差、電源電圧及び温度の最悪条件下において、必要な出力スルーレートが得られるように、演算増幅器13Xに供給するバイアス電流IBが決定される。この際、バイアス電流IBの変動に伴う演算増幅器13Xの駆動能力の変動及び負荷容量CLの変動が考慮される。

【0009】しかし、通常は最悪条件にならず、消費電力過多となる。

【0010】図12は、同一設計に基づいて製造された被調整回路11の異なる条件下での出力電圧Voを、図11中の時間t1～t3について示す。図12中、VL

は被調整回路11が最悪条件下で正常動作するために必要な出力電圧Voの下限値を示す。

【0011】図9に戻って、従来ではこの消費電力過多の問題を解決するために、バイアス電流IBを調整可能なバイアス回路12を半導体集積回路10Xに備え、被調整回路11に供給されるバイアス電流IBと同じ値のバイアス電流IBをバイアス回路12から外部に取り出して電流計14で測定し、この値が所定範囲内になるよう、調整回路15Xによりバイアス電流IBを調整するというトリミング調整が行われていた。この調整は、半導体集積回路10Xの製造の最終段階で行われる。

#### 【0012】

【発明が解決しようとする課題】しかし、負荷インピーダンスの特性偏差や電源電圧及び温度の変動による負荷インピーダンスの値の変化を考慮していないので、負荷インピーダンスの最大値を想定してバイアス電流IBを決定しなければならず、省電力化が不十分となる。また、半導体集積回路10Xの製造段階でバイアス電流IBの調整作業を行う必要があるので、コスト高となる。

【0013】本発明の目的は、このような問題点に鑑み、出力のスルーレートがバイアス電流に依存する回路を、製品出荷前にバイアス電流の調整を行うことなく、より省電力化することができる半導体集積回路を提供することにある。

#### 【0014】

【課題を解決するための手段及びその作用効果】本発明による半導体集積回路の一態様では、出力のスルーレートがバイアス電流に依存する被調整回路のレプリカ回路と、バイアス電流自動調整回路とを備え、調整のためにこのレプリカ回路に対し所定の動作を繰り返し実行させる。この自動調整回路は、評価回路と比較回路とバイアス調整回路とを有する。

【0015】該評価回路では、その出力をリセットし、該レプリカ回路に所定値をステップ入力してから第1時間経過した後の第1出力信号と第2時間経過した後の第2出力信号との差を所定回数求め、該差を累積加算する、という処理を繰り返す。該比較回路では、この累積加算した値を設定値と比較する。該バイアス調整回路では、バイアス調整回路該所定回数毎に、該比較回路の比較結果に応じて該レプリカ及び該被調整回路のバイアス電流を同じように変化させる。

【0016】この半導体集積回路によれば、製造偏差、電源電圧及び周囲温度により該被調整回路のバイアス電流及び出力負荷にばらつきがあつても、それに応じてバイアス電流が適当に自動調整されるので、省電力化が実現できる。また、該自動調整回路の回路素子の寄生容量は、該被調整回路を含む主信号系に影響を与える、しかも、該主信号系の動作を止めることなくこれと平行して該被調整回路のバイアス電流を自動調整することができる。さらに、該半導体集積回路の製造の最終段階でバイ

アス電流調整作業を行う必要がなくなり、そのコストを低減することができる。

【0017】本発明の他の目的、構成及び効果は以下の説明から明らかになる。

【0018】

【発明の実施の形態】以下、図面を参照して本発明の実施形態を説明する。

【0019】[第1実施形態] 図1は、出力のスルーレートがバイアス電流に依存する被調整回路11及びバイアス電流自動調整回路を含む半導体集積回路10のブロック図である。

【0020】被調整回路11の出力端は、不図示の他の回路又は半導体集積回路10の出力端子に接続され、被調整回路11の出力端から見た負荷インピーダンスはZLである。半導体集積回路10内には、被調整回路11と実質的に同一のレプリカ回路11Rが形成されている。被調整回路11との同一性をより高めるために、レプリカ回路11Rは被調整回路11の近くに形成されている。被調整回路11とレプリカ回路11Rには同じ値のバイアス電流が流れ、この値はバイアス電流調整回路15により調整可能となっている。レプリカ回路11Rの出力端からみた負荷インピーダンスが被調整回路11のそれにはほぼ等しい値になるように、レプリカ回路11Rの出力端に接続された評価回路16が設計されている。

【0021】評価回路16は、減算・積分回路17と制御回路18とを備え、減算・積分回路17はスイッチ素子P2A及びP2Bと積分回路19とを備えている。

【0022】スイッチ素子P2Aは、レプリカ回路11Rの出力端と積分回路19の反転入力端との間に接続され、スイッチ素子P2Bは、レプリカ回路11Rの出力端と積分回路19の非反転入力端との間に接続されている。積分回路19は、反転入力端と非反転入力端とを備え、非反転入力端に供給された信号と反転入力端に供給された信号との差に比例した値を累積加算し、これを差累積加算電圧VDとして出力する。累積加算するのは、バイアス電流調整精度を高めるためである。すなわち、該差が極めて微小であり、許容誤差範囲内でこれを直接比較評価することが困難であるので、該差を累積加算する。

【0023】差累積加算電圧VDは比較器20の反転入力端に供給され、比較器20の非反転入力端には基準電圧VSが供給される。比較器20から出力されるイネーブル信号ENは、VD>VSのとき高レベル、VD<VSのとき低レベルである。

【0024】制御回路18は、レプリカ回路11R及び減算・積分回路17に対しタイミング信号を供給して、レプリカ回路11R及び減算・積分回路17を後述のように周期的に動作させ、減算・積分回路17がN回繰り返し動作した後にイネーブル信号ENが高レベルであれ

ば、すなわちVD>VSであれば、バイアス電流調整回路15に調整信号APのパルスを供給する。バイアス電流調整回路15はこのパルスに応答して、レプリカ回路11R及び被調整回路11のバイアス電流を、その値が最適値に収束する方向へ1ステップ調整する。

【0025】図2は、図1の一部の構成例を示す。

【0026】被調整回路11は、電源電位VDDとグランドとの間に回路21とFET22とが直列接続されている。レプリカ回路11RのFET21R及び22Rはそれぞれ被調整回路11のFET21及び22に対応している。

【0027】バイアス電流調整回路15は、カウンタ23と、その計数値が供給されるD/A変換器24とを備え、D/A変換器24の出力がゲート電圧VGとしてFET22及びFET22Rのゲートに供給される。FET22及びFET22Rには、ゲート電圧VGの値に応じたバイアス電流IBが流れる。ゲート電圧VGが上昇すると、バイアス電流IBが増加して回路21及び21Rの出力スルーレートが高くなる。

【0028】制御回路18では、クロックCLKがゲート回路25を介してタイミング発生回路26に供給される。タイミング発生回路26は、このクロックCLKに基づいて、図1のレプリカ回路11R及び減算・積分回路17に対するタイミング信号を生成する。タイミング発生回路26はまた、パルス周期が比較判定周期(図3のステップS7でK=Nと判定される周期)に等しい判定サイクル信号JCSを生成してアンドゲート28の一方の入力端に供給する。アンドゲート28の他方の入力端にはイネーブル信号ENが供給され、イネーブル信号ENが高レベルの間、判定サイクル信号JCSのパルスがアンドゲート28を介し調整信号APとしてカウンタ23のクロック入力端CKに供給される。ゲート回路25は、電源投入後、クロックCLKに対しスルー状態になり、この状態がフリップフロップに保持され、判定サイクル信号JCSのパルス立ち上がりでイネーブル信号ENが低レベルになると、このフリップフロップがリセットされてクロックCLKに対し遮断状態になり、制御回路18の動作が停止、すなわちバイアス電流自動調整動作が完了する。

【0029】図3は、図1の制御回路18による制御のシーケンスを示すフローチャートである。図4(A)～(C)は、図1中の出力電圧VOの波形並びにスイッチ素子P2A及びP2Bのオン／オフ波形を示す。以下、括弧内は図3中のステップ識別符号である。

【0030】(S1) 積分回路19をリセットしてその出力VDを0Vにする。また、内部カウンタKに初期値1をロードし、図2のカウンタ23に初期値をロードする。

【0031】(S2) レプリカ回路11Rをリセットしてその出力電圧VOを0Vにする。

【0032】(S3) レプリカ回路11Rに対し、入力電圧Viをステップ入力させる。これにより、出力電圧Voが例えば図4(A)に示す如く立ち上がる。

【0033】(S4) カウンタKが奇数であればステップS5へ進み、偶数であればステップS6へ進む。

【0034】(S5) レプリカ回路11Rに入力電圧Viをステップ入力してから時間t1経過するまで、図4(A)に示す如くスイッチ素子P2Bをオンにし、積分回路19に対し、スイッチ素子P2Bがオンからオフに遷移する時の出力電圧Voの値Vo1をVDに加算させる。次にステップS7へ進む。

【0035】(S6) レプリカ回路11Rに入力電圧Viをステップ入力してから時間t2経過するまで、図4(A)に示す如くスイッチ素子P2Aをオンにし、積分回路19に対し、スイッチ素子P2Aがオンからオフに遷移する時の出力電圧Voの値Vo2をVDから減算させる。

【0036】(S7) N < KであればステップS8へ進み、N = KであればステップS9へ進む。

【0037】(S8) カウンタKの値を1だけインクリメントし、ステップS2へ戻る。

【0038】ステップS1～S8の処理を2回繰り返す毎に、 $\Delta V = V_o1 - V_o2$ がVDに加算される。一般には、差電圧 $\Delta V$ に比例した値がVDに加算される。

【0039】(S9) 図2中の判定サイクル信号JCSが立ち上がり、この時イネーブル信号ENが高レベル('H')、すなわちVD > VSであれば、ステップS10へ進み、そうでなければ図2においてクロックCLKがタイミング発生回路26に供給されず、制御回路18の動作が停止する。調整信号APのパルスがカウンタ23に供給されなくなり、カウンタ23の出力が固定されるので、ゲート電圧VG及びバイアス電流IBも固定される。これにより、バイアス電流自動調整が完了する。

【0040】(S10) 図2において、判定サイクル信号JCSのパルスがアンドゲート28を通り、調整信号APのパルスとしてカウンタ23のクロック入力端CKに供給される。次に、ステップS1へ戻る。

【0041】図4(A)～(C)の出力電圧Voの波形に対応するゲート電圧VGの値をそれぞれVG1、VG2及びVG3で表すと、 $VG1 < VG2 < VG3$ である。すなわち、図4(A)よりも図4(B)の場合の方がバイアス電流IBの値が大きく、図4(B)よりも図4(C)の場合の方がバイアス電流IBの値が大きい。バイアス電流IBの値が大きいほど、出力電圧Voの立ち上がり時間が短くなってしまい、差電圧 $\Delta V$ が小さくなり、これをN回積算したVDの値も小さくなる。VDの値が小さいほど消費電力が大きくなるので、消費電力過多を防止でき且つ被調整回路11が正常動作する適当なVDの値を予め求めておき、この値を基準電圧VSとしてお

く。

【0042】ゲート電圧VGは調整信号APのパルスに応答して、図5(A)に示すように階段状に変化する。

【0043】本実施形態によれば、被調整回路11に対し上述のようなバイアス電流自動調整回路が半導体集積回路10に備えられているので、製造偏差、電源電圧及び周囲温度により被調整回路11のバイアス電流及び出力負荷にばらつきがあっても、それに応じてバイアス電流が適当に自動調整され、省電力化が実現できる。また、半導体集積回路10の製造の最終段階でバイアス電流調整作業を行う必要がなくなり、そのコストを低減することができる。さらに、被調整回路11に対応してレプリカ回路11Rを備え、その出力を用いて自動調整を行っているので、自動調整回路の回路素子の寄生容量が主信号系に影響を与えず、しかも、主信号系の動作を止めることなくこれと平行して被調整回路11のバイアス電流を自動調整することができる。

【0044】なお、バイアス電流IBを収束させるのに他の方法を採用してもよい。例えば、カウンタ23をダウンカウンタで置き換え、図1中の比較器20の非反転入力端及び反転入力端にそれぞれ基準電圧VS及び差累積加算電圧VDを供給するようにしてもよい。この場合、ゲート電圧VGは図5(B)に示すように変化する。また、図2のカウンタ23及びアンドゲート28を用いずに、判定サイクル信号JCSのパルスが供給される毎に、イネーブル信号ENの符号に応じて1/2探索方でゲート電圧VGを図5(C)に示す如く変化させ、差累積加算電圧VDと基準電圧VSとの差の絶対値が設定値ε以下になるまでこれを繰り返すようにしてもよい。

【0045】図6及び図7はそれぞれ、図1中のレプリカ回路11R及び減算・積分回路17の構成例を示す。これらの回路は、相補入出力型である。図8は、クロックCLKと、図6及び図7の回路に供給される制御信号と、図2中の判定サイクル信号JCSとを示す。図8は図3中のNの値が4である場合を示している。

【0046】このレプリカ回路11Rは、スイッチトキヤパシタ回路と相補入出力型演算增幅器13とを組み合わせたサンプルホールド回路であり、図10の被調整回路11に類似している。図6中のスイッチ素子には、図10中の対応するものと同じ符号を付している。図6の回路では、図10中にはないスイッチ素子として、P14及びP23を備えている。

【0047】スイッチ素子P14は、レプリカ回路11Rのリセット時に演算增幅器13の反転入力端と非反転出力端との間及び非反転入力端と反転出力端との間を短絡して、演算增幅器13の相補入出力を同電位、例えば1.4Vにしてオフセットを0Vにするためのものである。スイッチ素子P23は、このリセット時に演算增幅器13の出力をキャパシタC21及びC22から切り離

して、キャパシタC21及びC22を演算増幅器13とは異なるグランド電位にリセットするためである。

【0048】スイッチ素子P11～P14は、クロックCLKを4分周した図8中のクロックΦ1によりオン／オフ制御され、クロックΦ1が高レベルのときこれらスイッチがオンになる。スイッチ素子P21～P23は、クロックΦ1と逆相のクロックΦ2によりオン／オフ制御され、クロックΦ2が高レベルのときこれらスイッチがオンになる。キャパシタC11及びC12は互いに同一容量値であり、図10のキャパシタC1に対応している。キャパシタC21及びC22は互いに同一容量値であり、図10のキャパシタC2に対応している。

【0049】レプリカ回路11Rには、相補入力信号として例えば $V_{ip} = 1.6V$ 、 $V_{im} = 1.2V$ が供給される。

【0050】図6の回路の動作は、上述した図10のそれから容易に理解できるので、その説明を省略する。

【0051】図7の減算・積分回路17は、図6のレプリカ回路11Rと類似しており、相補入出力型演算増幅器30、極性切換回路31、スイッチ素子P15、キャパシタCL1及びCL2、C31及びC32、極性切換回路32はそれぞれ図6の演算増幅器13、スイッチ素子P11、P21、キャパシタC11及びC12、C21及びC22、スイッチ素子P22に対応している。

【0052】スイッチ素子P2A及びP2Bを平行及びクロス接続（正逆接続）した極性切換回路31は、電荷量の加減算を可能にするためのものであり、スイッチ素子P23をオン、スイッチ素子P15及びP16をオフにした状態で、出力電圧 $V_{op}$ 及び $V_{om}$ でそれぞれキャパシタCL1及びCL2を充電し又はキャパシタCL2及びCL1を充電して、次にこれらの電荷をキャパシタC31及びC32に移すと、キャパシタC31及びC32の積算電荷に対し加算及び減算が行われる。

【0053】キャパシタCL1及びCL2の容量値は、図6の回路の出力端からみた負荷インピーダンスが図1中の負荷インピーダンス $Z_L$ にほぼ等しくなるように定められる。

【0054】キャパシタCL1及びCL2の電荷は、極性切換回路32及び33が正又は逆の接続状態でスイッチ素子P23をオフにしスイッチ素子P15及びP16をオンにすることにより、それぞれキャパシタC31及びC32に移動する。

【0055】極性切換回路32及び33はオフセット電圧相殺用であり、極性切換回路32及び33を正接続状態にしてキャパシタCL1及びCL2の電荷をそれぞれキャパシタC31及びC32に移した時にキャパシタC31及びC32に加算されるオフセット電圧の極性と、極性切換回路32及び33を逆接続状態にしてキャパシタCL1及びCL2の電荷をそれぞれキャパシタC31及びC32に移した時にキャパシタC31及びC32に

加算されるオフセット電圧の極性とが逆になって、オフセット電圧が相殺される。

【0056】リセットスイッチ素子RSW1及びRSW2は、キャパシタC31及びC32の電荷をリセットするためのものである。

【0057】スイッチ素子P2A及びP2Bはそれぞれ図8中のクロックΦ2A及びクロックΦ2Bにより制御される。スイッチ素子P15及びP16は、図6中のスイッチ素子P11～P14と共に図8中のクロックΦ1により制御される。スイッチ素子P23は、図6中のスイッチ素子P21～P23と共に、図8中のクロックΦ2により制御される。スイッチ素子P31及びP32は図8中のクロックΦ3により制御される。スイッチ素子P41及びP42は図8中のクロックΦ4により制御される。リセットスイッチ素子RSW1及びRSW2は図8中のクロックΦ\_RSTにより制御される。図8中のスイッチ素子制御用クロックはいずれも、高レベル及び低レベルがそれぞれこのクロックで制御されるスイッチ素子のオン及びオフに対応している。

【0058】相補出力電圧 $V_{dp}$ と $V_{dm}$ の差電圧が図1中の差累積加算電圧 $VD$ に対応しており、これが基準電圧 $V_S$ と比較器20（図1）で比較される。

【0059】次に、図7の回路の動作を、図8を参照して説明する。

【0060】（t1～t2）リセットスイッチ素子RSW1及びRSW2がオンであり、減算・積分回路17がリセット、すなわちキャパシタC31及びC32の電荷がリセットされる。

【0061】（t2～t9）リセットスイッチ素子RSW1及びRSW2はオフである。時間t2～t7ではスイッチ素子P41及びP42がオン、スイッチ素子P31及びP32がオフであり、次の時間t7～t9ではこの逆である。

【0062】時間t2～t7の詳細は次の通りである。

【0063】（t3～t4）スイッチ素子P2Aがオフ、スイッチ素子P2Bがオフ、スイッチ素子P15及びP16がオフ、スイッチ素子P23がオンであり、キャパシタCL1及びCL2がそれぞれ出力電圧 $V_{op}$ 及び $V_{om}$ で充電される。t4でスイッチ素子P2Aがオフになり、この時の出力電圧 $V_{op}$ 及び $V_{om}$ の電圧がそれぞれキャパシタCL1及びCL2に保持される。

【0064】（t5～t6）スイッチ素子P23がオフ、スイッチ素子P15及びP16がオンであり、キャパシタCL1及びCL2の電荷がそれぞれキャパシタC31及びC32に移動する。

【0065】（t6～t7）スイッチ素子P2Aがオフ、スイッチ素子P2Bがオン、スイッチ素子P15及びP16がオフ、スイッチ素子P23がオンであり、キャパシタCL1及びCL2がそれぞれ出力電圧 $V_{om}$ 及び出力電圧 $V_{op}$ で充電される。t7でスイッチ素子P

2Bがオフになり、この時の出力電圧V<sub>o m</sub>及び出力電圧V<sub>o p</sub>の電圧がそれぞれキャパシタCL1及びCL2に保持される。

【0066】時間t7～t10の詳細は、次の通りである。

【0067】(t7～t8)スイッチ素子P23がオフ、スイッチ素子P15及びP16がオンであり、キャパシタCL1及びCL2の電荷がそれぞれキャパシタC31及びC32に移動する。

【0068】時間t8～t10においては、上記t3～t8と同様な動作が行われる。但し、t10でキャパシタC31及びC32がリセットされる直前に、判定サイクル信号JCSのパルスが図2のタイミング発生回路26から出力される。

【0069】このような動作により、図1について説明した動作が実行される。

【0070】なお、本発明には外にも種々の変形例が含まれる。

【0071】例えば、バイアス電流自動調整処理は、電源投入時のみならず、一定時間おき、システムリセット時、温度又は電源電圧が設定範囲外になった時などに開始するようにしてもよい。また、被調整回路11は、出力スルーレートがバイアス電流に依存するものであればよい。

#### 【図面の簡単な説明】

【図1】本発明の一実施形態の、出力のスルーレートがバイアス電流に依存する被調整回路及びバイアス電流自動調整回路を含む半導体集積回路のブロック図である。

【図2】図1の一部の構成例を示すブロック図である。

【図3】図1の制御回路による制御のシーケンスを示すフローチャートである。

【図4】(A)～(C)はいずれも、図1中の出力電圧V<sub>o</sub>の波形並びにスイッチ素子P2A及びP2Bのオン／オフ波形を示す図である。

【図5】(A)～(C)はそれぞれステップアップ、ステップダウン及び1/2探索法でバイアス電流を自動調整する場合のバイアス電流調整回路の出力値の時間的変

化を示す線図である。

【図6】図1中のレプリカ回路の構成例を示す図である。

【図7】図1中の減算・積分回路の構成例を示す図である。

【図8】基準クロックCLKと、図6及び図7の回路のスイッチ素子に供給される制御信号と、図2中の判定サイクル信号JCSとを示すタイミングチャートである。

【図9】出力のスルーレートがバイアス電流に依存する被調整回路を含む従来の半導体集積回路のバイアス調整説明図である。

【図10】図9中の被調整回路としての、スイッチトキヤパシタ回路と演算増幅器とを組み合わせたサンプルホールド回路を示す図である。

【図11】図10の回路の動作を示す波形図である。

【図12】同一設計に基づいて製造された被調整回路の異なる条件下での出力電圧V<sub>o</sub>の波形を、図11中の時間t1～t3について示す図である。

#### 【符号の説明】

10 半導体集積回路

11 被調整回路

11R レプリカ回路

12 バイアス回路

13、30 相補入出力型演算増幅器

15 バイアス電流調整回路

16 評価回路

17 減算・積分回路

18 制御回路

19 積分回路

20 比較器

22、22R FET

23 カウンタ

24 D/A変換器


25 ゲート回路

26 タイミング発生回路

31～33 極性切換回路


【図1】

本発明の一実施形態の、出力のスルーレートがバイアス電流に依存する被調整回路及びバイアス電流自動調整回路を含む半導体集積回路のブロック図




【図2】

図1の一部の構成例を示すブロック図




【図3】

図1の制御回路による制御のシーケンスを示すフローチャート




【図4】

(A)～(C)はいずれも、図1中の出力電圧V<sub>O</sub>の波形並びにスイッチ素子P2A及びP2Bのオン／オフ波形を示す図




【図5】

(A)～(C)はそれぞれステップアップ、ステップダウン及び1/2探索法でバイアス電流を自動調節する場合のバイアス電流調整回路の出力値の時間的変化を示す線図




【図7】

図1中の減算・積分回路の構成例を示す図




【図6】

図1中のレプリカ回路の構成例を示す図




【図8】

基準クロックCLKと、図6及び図7の回路のスイッチ素子に供給される制御信号と、図2中の判定サイクル信号JCSとを示すタイミングチャート



【図9】

出力のスルーレートがバイアス電流に依存する  
被調整回路を含む従来の半導体集積回路の  
バイアス調整説明図




【図11】

図10の回路の動作を示す波形図



【図10】

図9中の被調整回路としての、スイッチトキヤバシタ回路  
と演算増幅器とを組み合わせたサンプルホールド回路  
を示す図



【図12】

同一設計に基づいて製造された被調整回路の異なる  
条件下での出力電圧Voの波形を、図11中の時間  
t1~t3について示す図



フロントページの続き

(72)発明者 池下 良

北海道札幌市北区北七条西四丁目3番地1  
号 富士通北海道ディジタル・テクノロジ  
株式会社内

(72)発明者 竹藪 雅人

北海道札幌市北区北七条西四丁目3番地1  
号 富士通北海道ディジタル・テクノロジ  
株式会社内